## AKD4497-SA AK4497 Evaluation Board Rev. 0

## 1. General Description

The AKD4497-SA is an evaluation board for the AK4497 (Premium 32-bit 2ch DAC) that supports Network-Audios, USB-DAC, Car-Audio Systems. It integrates differential output low pass filters, allowing quick evaluation with digital audio interface.

## Ordering Guide

AKD4497-SA -- Evaluation Board for the AK4497
(A USB I/F board for IBM-AT compatible computers and control software are included in this package.)

## 2. Function

- 10-pin Header for Serial Control
- Low Pass Filters (LPF) for Pre-amplifier Outputs
- Digital Audio Interface (AK4118A)


Figure 1. AKD4497-SA Block Diagram (Note 1)

Note 1. Circuit schematics are attached at the end of this document.

## 3. Board Appearance

## Appearance Diagram



Figure 2. AKD4497-SA Outline View

## Description

(1) Connectors for Power Supply and GND ( J500 / +15V, J404 / -15V, J501 / GND )

Connectors for power supply and the ground
Refer to the "Power Supply Connections" for details.
(2) SPDIF Input Connectors (J300 / BNC Connector, PORT300 / Optical Connector) Input a SPDIF signal to the AK4118A.
Set the R303 resistance to short when using the J300 (BNC Connector) jack.
Set the R302 resistance to short when using the PORT300 (Optical Connector).
(3) Analog Differential Output Terminals (J400 / J401, XLR Connector)

Differential Analog Output Connector
(4) Analog Output Terminals (J402 / J403, BNC Connector)

Single-ended Analog Output Connector
(5) EXT PORT (PORT200)

10-pin Header for External Interfacing
External digital audio devices are interfaced to this port.
Set the R202, R204, R206 and R208 resistances to short when using the PORT200 (EXT).

| Pin | I/O | Function | pin | I/O | Function |
| :---: | :---: | :--- | :---: | :---: | :--- |
| 1 | I | MCLK | 10 | P | GND |
| 2 | I | BICK | 9 | P | GND |
| 3 | I | SDTO | 8 | P | GND |
| 4 | I | LRCK | 7 | P | GND |
| 5 | I | WCK | 6 | P | GND |

Table 1. PORT200 (EXT) Pin Assignments
(6) AK4118A (U300)

The AK4118A is a digital audio transceiver.
It is used when evaluating sound quality of the AK4497 by SPDIF signals.
(7) $\mu$ P-IF PORT (PORT201)

10-pin Header for the USB I/F board
Connect the USB I/F board for IBM-AT compatible computers to this port for a connection to a USB port of a PC. Refer to the "Serial Control Mode" for details
(8) Dip Switches (SW100 / SW300)

Setting Switches for the AK4497 and the AK4118A.
Upside is "H" (ON) and Downside is "L" (OFF).
Refer to " $\square$ Resistance and DIP Switch Settings" for details.
(9) SW200 ( Toggle switch )

Toggle type-switch PDN for AK4497 and the AK4118A.
"H" : PDN = High
"L": PDN = Low

## 4. Operation Sequence

## ■ Operation sequence

1). Power Supply Connections
2). Evaluation Mode
3). ■ Resistance and DIP Switch Settings
4). Power-up

Power Supply Connections

| Name | Color | Voltage | Content | Note | Default <br> Setting |
| :---: | :---: | :---: | :--- | :--- | :---: |
| J500 <br> $(\operatorname{REG}(+15 \mathrm{~V}))$ | Red | +10 to +15 V | MVDD (AK4497), <br> Op-Amp | This jack is always needed. | +15 V |
| J404 <br> $(\operatorname{REG}(-15 \mathrm{~V}))$ | Blue | -10 to -15 V | Op-Amp | This jack is always needed. | -15 V |
| J501 <br> $($ AVSS $)$ | Black | 0 V | Ground | This jack is always needed. | 0 V |

Table 2. Power Supply Connections

## ■ Evaluation Mode

(1) Evaluation with a DIR (COAX) < Default >

The J300 (COAX) jack is used in this mode. The DIR (AK4118A) generates MCLK, BICK, LRCK and SDATA from the input data of the J300 (COAX) connector.
Set the R303 resistance to short, and set the R201 (MCLK), R203 (BICK), R207 (LRCK) and R205 (SDTO) resistances to short.

Resistance Settings with DIR:
COAX / OPT : R303 = short (COAX)
MCLK : R201 $=$ short (DIR)
BICK : R203 = short (DIR)
LRCK : R207 = short (DIR)
SDTO : R205 = short (DIR)
(2) Evaluation with a DIR (OPTICAL)

The PORT300 (OPTICAL) is used in this mode. The DIR (AK4118A) generates MCLK, BICK, LRCK and SDATA from the input data of the PORT300 (OPTICAL) connector.
Set the R302 resistance to shot, and set the R201 (MCLK), R203 (BICK), R207 (LRCK) and R205 (SDTO) jumper pins to "DIR".

Resistance Settings with DIR:
COAX / OPT : R302 $=$ short (OPT)
MCLK : R201 = short (DIR)
BICK : R203 = short (DIR)
LRCK : R207 = short (DIR)
SDTO : R205 = short (DIR)
(3) In the case that all interface clocks including the master clock are input externally. (PORT200)

Input all interface clocks including the master clock to the PORT200 (DSP).
Set R202 (MCLK), R204 (BICK), R208 (LRCK) and R206 (SDTO) resistances to short.

Resistance Settings with External Clocks:
COAX / OPT : R303 = short (COAX) <default>
MCLK : R202 $=$ short (EXT)
BICK : R204 $=$ short $(E X T)$
LRCK : R208 $=$ short $(E X T)$
SDTO : R206 $=$ short (EXT)

## ■ Resistance and DIP Switch Settings

(1) Resistance Settings
[R201 / R202 (MCLK)]: MCLK pin input select
R201 short: MCLK signal is supplied from the DIR (AK4118A). < Default > R202 short: MCLK signal is supplied from the PORT200.
[R203 / R204 (BICK)]: BICK pin input select
R203 short: BICK signal is supplied from the DIR (AK4118A). < Default > R204 short: BICK signal is supplied from the PORT200.
[R205 / R206 (SDTO)]: SDATA pin input select
R205 short: SDATA signal is supplied from the DIR (AK4118A). < Default > R206 short: SDATA signal is supplied from the PORT200.
[R207 / R208 (LRCK)]: LRCK pin input select
R207 short: LRCK signal is supplied from the DIR (AK4118A). < Default > R208 short: LRCK signal is supplied from the PORT200.
[R303 / R302 (COAX / OPT)]: SPDIF signal for AK4118A
R303 short: SPDIF signal is supplied from the J300 (COAX) connector. < Default > R302 short: SPDIF signal is supplied from the PORT300.
(2) DIP Switch Setting

Upside is ON ("H"), and Downside is OFF ("L").
[SW300]: Setting of the AK4118A

| No. | Name | ON ("H") | OFF ("L") | Default |
| :---: | :---: | :---: | :---: | :---: |
| 1 | OCKS1 | Master Clock setting for AK4118A | L |  |
| 2 | OCKS0 | Refer to Table 5. | L |  |

Table 3. SW300 Setting
[SW100]: Setting of the AK4497

| No. | Name | ON ("H") | OFF ("L") | Default |
| :---: | :---: | :---: | :---: | :---: |
| 1 | SSLOW | Digital Filter Setting Refer to Table 6. ( In Pararell Control Mode) |  | L |
| 2 | SD |  |  | H |
| 3 | SLOW |  |  | L |
| 4 | $\begin{aligned} & \text { HLOAD } \\ & \text { /I2C } \end{aligned}$ | Heavy Load Mode | Normal Mode | L |
|  |  | ( In Pararell | rol Mode) |  |
|  |  | I2C-Bus <br> Control Mode | 3-wire <br> Serial Control Mode |  |
| 5 | PSN | PSN pin= "H" (Pararell Control Mode) | $\begin{gathered} \text { PSN pin="L" } \\ \text { Serial Control Mode) } \end{gathered}$ | L |
| 6 | ACKS <br> /CAD1 | Auto Setting Mode | Manual Setting Mode | L |
|  |  | ( In Pararell Control Mode) |  |  |
|  |  | CAD1 pin= "H" | CAD1 pin= "L" |  |

Table 4. SW100 Setting

| Mode | OCKS1 | OCKS0 | MCKO1 | fs (max) |
| :---: | :---: | :---: | :---: | :---: |
| 0 | L | L | 256 fs | 96 kHz |
| 1 | L | H | 256 fs | 96 kHz |
| 2 | H | L | 512 fs | 48 kHz |
| 3 | H | H | 128 fs | 192 kHz |

Table 5. Master Clock Setting

| SSLOW | SD | SLOW | Mode |
| :---: | :---: | :---: | :---: |
| L | L | L | Sharp roll-off filter |
| L | L | H | Slow roll-off filter |
| L | H | L | Short delay sharp roll-off filter |
| L | H | H | Short delay slow roll-off filter |
| H | L | L | Super Slow roll-off filter |
| H | L | H | Super Slow roll-off filter |
| H | H | L | Low dispersion Shot Delay filter |
| H | H | H | Reserved |

Table 6. Digital Filter Setting

## Power-up

Upside is ON ("H"), and Downside is OFF ("L").
[SW200] (PDN): DAC / DIR Reset control. It must be set to "H" during operation.
After power-up, the AKD4497-SA must be reset once.
To reset the AKD4497-SA, set the SW200 toggle switch to "L" and power down the AK4497 and the AK4118A. Then, release the power-down by setting back the SW200 to "H".

## ■ Serial Control Mode (PSN pin = "L")

When using this evaluation board in serial control mode, settings of the CAD1 pin and the CAD2 pin on the board must match the Chip Address settings of the control software.
(1) 3-wire Serial Control Mode: (I2C pin= "L")
(2) I²C Bus Control Mode: (I2C pin= "H")

The AKD4497-SA should be connected to a PC (IBM-AT compatible) via a USB control box (AKDUSBIF-B) included in this package. The USB control box is connected to a PC with a USB cable and the AKD4497-SA with a 10-pin flat cable. (Note 2, Note 3)

Note 2. The AKD4497-SA accepts only one AKDUSBIF-B at one time. It does not operate if two or more AKDUSBIF-Bs are connected.
Note 3. Connect the 10pin Flat Cable as the red line of the cable is connected to the 1 pin of the 10 pin Header of the board.


Figure 3. AKDUSBIF-B Connection


Figure 4. AKDUSBIF-B

## 5. Control Software Manual

## ■ Evaluation Board and Control Software Manual

1. Set up the evaluation board as needed, according to the previous terms.
2. Connect the evaluation board to a PC with USB cable.
3. USB control is recognized as HID (Human Interface Device) on PC. When it is not recognized properly, please reconnect the evaluation board to PC.
4. Insert the CD-ROM labeled "AKD4497-SA Evaluation Kit" into the CD-ROM drive.
5. Access the CD-ROM drive and double-click the icon "AKD4497-SA.exe" to open the control program.
6. Begin evaluation by following the procedure below.
[Supported OS]
Windows XP / Vista / 7 (32bit) (XP compatible mode is recommended for Vista / 7)
64bit OS is not supported.


Figure 5. Control Program Window

## ■ Operation Overview

Register map is controlled by this control software.
Frequently used buttons, such as the register initializing button "Write Default", are located outside of the switching tab window. Refer to the "■ Dialog Box" section for details of each dialog box setting.
1.[Port Reset]: Reset connection to PC

Click this button after the control software starts up and the evaluation board is connected to the PC via USB cable.
2.[Write Default]: Register Initialization

Use this button to initialize the registers when the device is reset by a hardware reset.
3.[All Write]: Execute write command for all registers displayed.
4.[All Read]: Execute read command for all registers displayed. (Note 2)
5.[Save]: Save current register settings to a file.
6.[Load]: Execute data write from a saved file.
7.[All Reg Write]: [All Reg Write] dialog box pops up.
8.[Data R/W]: [Data R/W] dialog box pops up.
9.[Sequence]: [Sequence] dialog box pops up.
10.[Sequence(File)]: [Sequence(File)] dialog box pops up.

Note 2. The [All Read] button is only valid when the interface mode for register control is in $\mathrm{I}^{2} \mathrm{C}$ bus control mode.

## ■ Tab Functions

## 1. [REG] Tab: Register Map

This tab is for register read and write.
Each bit on the register map is a push-button switch.
Button Down indicates " 1 " and the bit name is shown in red (when read-only the name is shown in dark red).
Button Up indicates " 0 " and the bit name is shown in blue (when read-only the name is shown in gray)
Grayed out registers are Read-Only registers. They cannot be controlled.
The registers which are not defined on the datasheet are indicated as "---".


Figure 6. REG Window

## [Write] button: Data Write Dialog

Select the [Write] button located on the right of the each corresponding address when changing two or more bits on the same address simultaneously.

Click the [Write] button for the register pop-up dialog box shown below.
When the checkbox next to the register is checked, the data will become " 1 ". When the checkbox is not checked, the data will become " 0 ". Click [OK] to write the set values to the registers, or click [Cancel] to cancel this setting.


Figure 7. Register Set Window

## [Read] button: Data Read (Only in $\mathrm{I}^{2} \mathrm{C}$-bus Control Mode)

Click the [Read] button located on the right of the each corresponding address to execute a register read.

The current register value will be displayed in the register window as well as in the upper right hand DEBUG window.
Button Down indicates " 1 " and the bit name is shown in red (when read only the bit name is shown in dark red). Button Up indicates " 0 " and the bit name is shown in blue (when read only the bit name is shown in gray)

## ■ Dialog Box

## 1. [All Reg Write]: All Register Write dialog box

Click [All Reg Write] button in the main window to open register setting file window shown below. Register setting files saved by [SAVE] button may be applied.


Figure 8. [All Reg Write] Window
[Open (left)]: Select a register setting file (*.akr).
[Write]: Execute register write with selected setting file.
[Write All]: Execute register write with all selected setting files.
Selected files are executed in descending order.
[Help]: Open help window.
[Save]: Save register setting file assignment. File name is "*.mar".
[Open (right)]: Open saved register setting file assignment "*. mar".
[Close]: Close dialog box and finish process.

## ~ Operating Suggestions ~

1. Files saved by [Save] button and opened by [Open] button on the right of the dialog "*.mar" should be stored in the same folder.
2. When register settings are changed by [Save] button in the main window, re-read the file to reflect new register settings.

## 2. [Data R/W]: Data R/W Dialog Box

Click the [Data R/W] button in the main window for data read/write dialog box. Data is written to the specified address.


Figure 9. [Data R/W] Window
[Address] Box: Input data write address in hexadecimal numbers.
[Data] Box: Input write data in hexadecimal numbers.
[Mask] Box: Input mask data in hexadecimal numbers.
This value "ANDed" with the write data becomes the input data.
[Write]: Write data generated from Data and Mask value is written to the address specified in "Address" box.
(Note 3)
[Read]: Read data from the address specified in "Address" box. (Note 4)
[Close]: Close dialog box and finish process.
Data write will not be executed unless [Write] is clicked.
Note 3. The register map will be updated after executing the [Write] command.
Note 4. The [Read] button is only valid when the interface mode for register control is in $\mathrm{I}^{2} \mathrm{C}$ bus control mode.

## 3. [Sequence]: Sequence Dialog Box

Click the [Sequence] button in the main window for Sequence dialog box.
Register sequence may be set and executed.


Figure 10. [Sequence] Window

## ~Sequence Setting ~

Set register sequence according to the following process.

1. Select a command

Use [Select] pull-down box to choose commands.
Corresponding input boxes will be valid.
<Combo Box>

- No_use: Not using this address
- Register: Register write
- Reg(Mask): Register write (Masked)
- Interval: Take an interval
- Stop: Pause the sequence
- End: End the sequence

2. Input Sequence
[Address]: Data Address
[Data]: Write Data
[Mask]: Mask
This value "ANDed" with the write data becomes the input data.
When Mask $=0 \times 00$, current setting is hold.
When Mask $=0 x F F$, the 8 bit data which is set in the [Data] box is written.
When Mask $=0 x 0 \mathrm{~F}$, lower 4bit data which is set in the [Data] box is written.
Upper 4bit is hold to current setting.
[Interval]: Interval Time
Valid boxes for each process command are shown below.

- No_use : None
- Register : [Address], [Data], [Interval]
- Reg(Mask) : [Address], [Data], [Mask], [Interval]
- Interval : [Interval]
- Stop : None
- End : None


## ~ Control Buttons ~

Functions of Control Buttons are shown below.

| [Start] button | : Execute the sequence. |
| :--- | :--- |
| [Help] button | : Open a help window. |
| [Save] button | : Save sequence settings as a file. The file name is "**.aks". |
| [Open] button | : Open a sequence setting file "*. aks". |
| [Close] button | : Close the dialog box and finishes the process. |

## Stop Sequence

When "Stop" command is selected in the sequence, the process is paused at this step. It is resumed by clicking the [Start] button. The process starts from the step shown in [Start Step] box. This step number returns to " 1 " when the sequence is executed until the end. Input arbitrary step number to the [Start Step] box to start the process from the middle of sequence.

The process sequence can be restarted from the beginning by writing " 1 " to the [Start Step] box and click the [Start] button during the process.

## 4. [Sequence(File)]: Sequence(File) Dialog

Click the [Sequence(File)] button to open sequence setting file dialog box shown below. Files saved in the "Sequence setting dialog" can be applied in this dialog.


Figure 11. [Sequence (File)] Window
[Open (left)] button: Select a sequence setting file (*.aks)
[Start ] button: Execute the sequence by the setting of selected file.
[Start All] button: Execute sequence with all selected setting files.
Selected files are executed in descending order.
[Help] button: Open help window.
[Save] button: Save register setting file assignment. File name is "*.mas".
[Open (right)] button: Open saved sequence setting file assignment "*. mas".
[Close] button: Close dialog box and finish process.

## ~Operating Suggestions ~

1. Files saved by [Save] button and opened by [Open] button on the right of the dialog "*.mas" should be stored in the same folder.
2. When "Stop" command is selected in the sequence, the process is paused at this step and a message shown below pops up. The sequence is resumed by clicking "OK" button.


Figure 12. Sequence Pause Window

## 6. Measurement Results

[Measurement condition]

- Measurement unit
- MCLK
- BICK
- fs
- Bit
- Power Supply
- Pass
- Interface
- Temperature
- Operational Amplifiers
- Control Soft Register
: Audio Precision APX 555 Audio Analyzer
: 256fs ( 44.1 kHz ), 256fs ( 96 kHz ), 128fs ( 192 kHz )
: 64fs
: $44.1 \mathrm{kHz}, 96 \mathrm{kHz}, 192 \mathrm{kHz}$
: 24bit
: AVDD=TVDD=DVDD=1.8V, VDDL/R=VREFHL/R=5V
: DIR $\rightarrow$ AK4497 $\rightarrow$ Cannon Connector
: Internal DIR ( $44.1 \mathrm{kHz}, 96 \mathrm{kHz}, 192 \mathrm{kHz}$ )
: Room Temperature
: OPA1611, OPA1612
: $\mathrm{HLOAD}=" 1 ", \mathrm{SC} 2=" 1 "$
$\mathrm{fs}=44.1 \mathrm{kHz}$

| Parameter | Input signal | Measurement filter | Results |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Lch | $/$ | Rch |
| $\mathrm{S} /(\mathrm{N}+\mathrm{D})$ | $1 \mathrm{kHz}, 0 \mathrm{~dB}$ | 20 kHz LPF | 116.9 dB | $/$ | 116.6 dB |
| DR | $1 \mathrm{kHz},-60 \mathrm{~dB}$ |  | 124.2 dB | $/$ | 124.1 dB |
|  |  | A-weighted | 126.5 dB | $/$ | 126.3 dB |
| $\mathrm{~S} / \mathrm{N}$ | "0" data | 20 kHz LPF | 124.1 dB | $/$ | 124.1 dB |
|  |  | A-weighted | 126.5 dB | $/$ | 126.4 dB |

$\mathrm{fs}=96 \mathrm{kHz}$

| Parameter | Input signal | Measurement filter | Results |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Lch | $/$ | Rch |
| $\mathrm{S} /(\mathrm{N}+\mathrm{D})$ | $1 \mathrm{kHz}, 0 \mathrm{~dB}$ | 40 kHz LPF | 114.1 dB | $/$ | 115.1 dB |
| DR | $1 \mathrm{kHz},-60 \mathrm{~dB}$ |  | 121.5 dB | $/$ | 121.5 dB |
| $\mathrm{~S} / \mathrm{N}$ | "0" data | 40 kHz LPF | 121.6 dB | $/$ | 121.5 dB |

$\mathrm{fs}=192 \mathrm{kHz}$

| Parameter | Input signal | Measurement filter | Results |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Lch | $/$ | Rch |
| $\mathrm{S} /(\mathrm{N}+\mathrm{D})$ | $1 \mathrm{kHz}, 0 \mathrm{~dB}$ | 40 kHz LPF | 115.3 dB | $/$ | 114.6 dB |
| DR | $1 \mathrm{kHz},-60 \mathrm{~dB}$ |  | 121.5 dB | $/$ | 121.3 dB |
| $\mathrm{~S} / \mathrm{N}$ | $" 0 "$ data | 40 kHz LPF | 121.5 dB | $/$ | 121.6 dB |

## ■ Capacitance between the VREFH pin and the VREFL pin

Distortion (THD+N) can be improved by increasing the capacitance of a capacitor between the VREFH pin and the VREFL pin. Applicable capacitors are C108 and C111 in the circuit schematic.


Figure 13. THD+N vs. Input Frequency Comparison by Capacitance

## [Plots]

$$
\mathrm{fs}=44.1 \mathrm{kHz}
$$

AK4497 THD+N vs. Input Level
AVDD=TVDD=DVDD=1.8V, VDDL/R=VREFHL/R=5V, MCLK=256fs, fs=44.1kHz


Figure 14. THD+N vs. Input Level
AK4497 THD+N vs. Input Frequency
AVDD=TVDD=DVDD=1.8V, VDDL/R=VREFHL/R=5V, MCLK=256fs, fs=44.1kHz


Figure 15. THD+N vs. Input Frequency

$$
\mathrm{fs}=44.1 \mathrm{kHz}
$$

AK4497 Linearity
$\mathrm{AVDD}=\mathrm{TVDD}=\mathrm{DVDD}=1.8 \mathrm{~V}, \mathrm{VDDL} / \mathrm{R}=\mathrm{VREFHL} / \mathrm{R}=5 \mathrm{~V}, \mathrm{MCLK}=256 \mathrm{fs}, \mathrm{fs}=44.1 \mathrm{kHz}$


Figure 16. Linearity
AK4497 Frequency Response
AVDD $=$ TVDD $=\mathrm{DVDD}=1.8 \mathrm{~V}$, VDDL/R=VREFHL/R=5V, MCLK=256fs, fs=44.1kHz


Figure 17. Frequency Response

$$
\mathrm{fs}=44.1 \mathrm{kHz}
$$

AK4497 Crosstalk
$\mathrm{AVDD}=\mathrm{TVDD}=\mathrm{DVDD}=1.8 \mathrm{~V}, \mathrm{VDDL} / \mathrm{R}=\mathrm{VREFHL} / \mathrm{R}=5 \mathrm{~V}, \mathrm{MCLK}=256 \mathrm{fs}, \mathrm{fs}=44.1 \mathrm{kHz}$


Figure 18. Crosstalk
AK4497 FFT (0dBFS Input)
$\mathrm{AVDD}=\mathrm{TVDD}=\mathrm{DVDD}=1.8 \mathrm{~V}, \mathrm{VDDL} / \mathrm{R}=\mathrm{VREFHL} / \mathrm{R}=5 \mathrm{~V}, \mathrm{MCLK}=256 \mathrm{fs}, \mathrm{fs}=44.1 \mathrm{kHz}$


Figure 19. FFT (0dBFS Input)

$$
\mathrm{fs}=44.1 \mathrm{kHz}
$$

AK4497 FFT ( -60dBFS Input)
AVDD=TVDD=DVDD=1.8V, VDDL/R=VREFHL/R=5V, MCLK=256fs, fs=44.1kHz


Figure 20. FFT (-60dBFS Input)
AK4497 FFT ( No Signal Input)
$\mathrm{AVDD}=\mathrm{TVDD}=\mathrm{DVDD}=1.8 \mathrm{~V}, \mathrm{VDDL} / \mathrm{R}=\mathrm{VREFHL} / \mathrm{R}=5 \mathrm{~V}, \mathrm{MCLK}=256 \mathrm{fs}, \mathrm{fs}=44.1 \mathrm{kHz}$


Figure 21. FFT (No Signal Input)

$$
\mathrm{fs}=96 \mathrm{kHz}
$$

AK4497 THD+N vs. Input Level
$\mathrm{AVDD}=\mathrm{TVDD}=\mathrm{DVDD}=1.8 \mathrm{~V}, \mathrm{VDDL} / \mathrm{R}=\mathrm{VREFHL} / \mathrm{R}=5 \mathrm{~V}, \mathrm{MCLK}=256 \mathrm{fs}, \mathrm{fs}=96 \mathrm{kHz}$


Figure 22. THD+N vs. Input Level

AK4497 THD+N vs. Input Frequency
$\mathrm{AVDD}=\mathrm{TVDD}=\mathrm{DVDD}=1.8 \mathrm{~V}, \mathrm{VDDL} / \mathrm{R}=\mathrm{VREFHL} / \mathrm{R}=5 \mathrm{~V}, \mathrm{MCLK}=256 \mathrm{fs}, \mathrm{fs}=96 \mathrm{kHz}$


Figure 23. THD+N vs. Input Frequency
$\mathrm{fs}=96 \mathrm{kHz}$

AK4497 Linearity
$\mathrm{AVDD}=\mathrm{TVDD}=\mathrm{DVDD}=1.8 \mathrm{~V}, \mathrm{VDDL} / \mathrm{R}=\mathrm{VREFHL} / \mathrm{R}=5 \mathrm{~V}, \mathrm{MCLK}=256 \mathrm{fs}, \mathrm{fs}=96 \mathrm{kHz}$


Figure 24. Linearity
AK4497 Frequency Response
$\mathrm{AVDD}=\mathrm{TVDD}=\mathrm{DVDD}=1.8 \mathrm{~V}, \mathrm{VDDL} / \mathrm{R}=\mathrm{VREFHL} / \mathrm{R}=5 \mathrm{~V}, \mathrm{MCLK}=256 \mathrm{fs}, \mathrm{fs}=96 \mathrm{kHz}$


Figure 25. Frequency Response
$\mathrm{fs}=96 \mathrm{kHz}$

AK4497 Crosstalk
$\mathrm{AVDD}=\mathrm{TVDD}=\mathrm{DVDD}=1.8 \mathrm{~V}, \mathrm{VDDL} / \mathrm{R}=\mathrm{VREFHL} / \mathrm{R}=5 \mathrm{~V}, \mathrm{MCLK}=256 \mathrm{fs}, \mathrm{fs}=96 \mathrm{kHz}$


Figure 26. Crosstalk

AK4497 FFT (0dBFS Input)
$\mathrm{AVDD}=\mathrm{TVDD}=\mathrm{DVDD}=1.8 \mathrm{~V}, \mathrm{VDDL} / \mathrm{R}=\mathrm{VREFHL} / \mathrm{R}=5 \mathrm{~V}, \mathrm{MCLK}=256 \mathrm{fs}, \mathrm{fs}=96 \mathrm{kHz}$


Figure 27. FFT (0dBFS Input)

$$
\mathrm{fs}=96 \mathrm{kHz}
$$

AK4497 FFT (-60dBFS Input)
$\mathrm{AVDD}=\mathrm{TVDD}=\mathrm{DVDD}=1.8 \mathrm{~V}, \mathrm{VDDL} / \mathrm{R}=\mathrm{VREFHL} / \mathrm{R}=5 \mathrm{~V}, \mathrm{MCLK}=256 \mathrm{fs}, \mathrm{fs}=96 \mathrm{kHz}$


Figure 28. FFT (-60dBFS Input)
AK4497 FFT (No Signal Input)
$\mathrm{AVDD}=\mathrm{TVDD}=\mathrm{DVDD}=1.8 \mathrm{~V}, \mathrm{VDDL} / \mathrm{R}=\mathrm{VREFHL} / \mathrm{R}=5 \mathrm{~V}, \mathrm{MCLK}=256 \mathrm{fs}, \mathrm{fs}=96 \mathrm{kHz}$


Figure 29. FFT (No Signal Input)

$$
\mathrm{fs}=192 \mathrm{kHz}
$$

AK4497 THD+N vs. Input Level
$\mathrm{AVDD}=\mathrm{TVDD}=\mathrm{DVDD}=1.8 \mathrm{~V}, \mathrm{VDDL} / \mathrm{R}=\mathrm{VREFHL} / \mathrm{R}=5 \mathrm{~V}, \mathrm{MCLK}=128 \mathrm{fs}, \mathrm{fs}=192 \mathrm{kHz}$


Figure 30. THD+N vs. Input Level

AK4497 THD+N vs. Input Frequency
$\mathrm{AVDD}=\mathrm{TVDD}=\mathrm{DVDD}=1.8 \mathrm{~V}, \mathrm{VDDL} / \mathrm{R}=\mathrm{VREFHL} / \mathrm{R}=5 \mathrm{~V}, \mathrm{MCLK}=128 \mathrm{fs}, \mathrm{fs}=192 \mathrm{kHz}$


Figure 31. THD+N vs. Input Frequency

$$
\mathrm{fs}=192 \mathrm{kHz}
$$

AK4497 Lnearity
$\mathrm{AVDD}=\mathrm{TVDD}=\mathrm{DVDD}=1.8 \mathrm{~V}, \mathrm{VDDL} / \mathrm{R}=\mathrm{VREFHL} / \mathrm{R}=5 \mathrm{~V}, \mathrm{MCLK}=128 \mathrm{fs}, \mathrm{fs}=192 \mathrm{kHz}$


Figure 32. Linearity
AK4497 Frequency Response
$\mathrm{AVDD}=\mathrm{TVDD}=\mathrm{DVDD}=1.8 \mathrm{~V}, \mathrm{VDDL} / \mathrm{R}=\mathrm{VREFHL} / \mathrm{R}=5 \mathrm{~V}, \mathrm{MCLK}=128 \mathrm{fs}, \mathrm{fs}=192 \mathrm{kHz}$


Figure 33. Frequency Response

$$
\mathrm{fs}=192 \mathrm{kHz}
$$

AK4497 Crosstalk
$\mathrm{AVDD}=\mathrm{TVDD}=\mathrm{DVDD}=1.8 \mathrm{~V}, \mathrm{VDDL} / \mathrm{R}=\mathrm{VREFHL} / \mathrm{R}=5 \mathrm{~V}, \mathrm{MCLK}=128 \mathrm{fs}, \mathrm{fs}=192 \mathrm{kHz}$


Figure 34. Crosstalk

AK4497 FFT (0dBFS Input)
$\mathrm{AVDD}=\mathrm{TVDD}=\mathrm{DVDD}=1.8 \mathrm{~V}, \mathrm{VDDL} / \mathrm{R}=\mathrm{VREFHL} / \mathrm{R}=5 \mathrm{~V}, \mathrm{MCLK}=128 \mathrm{fs}, \mathrm{fs}=192 \mathrm{kHz}$


Figure 35. FFT (0dBFS Input)

$$
\mathrm{fs}=192 \mathrm{kHz}
$$

AK4497 FFT (-60dBFS Input)
$\mathrm{AVDD}=\mathrm{TVDD}=\mathrm{DVDD}=1.8 \mathrm{~V}, \mathrm{VDDL} / \mathrm{R}=\mathrm{VREFHL} / \mathrm{R}=5 \mathrm{~V}, \mathrm{MCLK}=128 \mathrm{fs}, \mathrm{fs}=192 \mathrm{kHz}$


Figure 36. FFT (-60dBFS Input)
AK4497 FFT (No Signal Input)
AVDD $=$ TVDD $=\mathrm{DVDD}=1.8 \mathrm{~V}, \mathrm{VDDL} / \mathrm{R}=\mathrm{VREFHL} / \mathrm{R}=5 \mathrm{~V}, \mathrm{MCLK}=128 \mathrm{fs}, \mathrm{fs}=192 \mathrm{kHz}$


Figure 37. FFT (No Signal Input)

## 7. Revision History

| Date <br> $(\mathrm{y} / \mathrm{m} / \mathrm{d})$ | Manual <br> Revision | Board <br> Revision | Reason | Page | Contents |
| :---: | :---: | :---: | :---: | :---: | :--- |
| $15 / 10 / 30$ | KM122100 | 0 | First Edition | - | - |
| $20 / 03 / 09$ | KM122101 | 0 | Change | 7 | Change setting. <br> Table 6. Digital Filter Setting |

## IMPORTANT NOTICE

0. Asahi Kasei Microdevices Corporation ("AKM") reserves the right to make changes to the information contained in this document without notice. When you consider any use or application of AKM product stipulated in this document ("Product"), please make inquiries the sales office of AKM or authorized distributors as to current status of the Products.
1. All information included in this document are provided only to illustrate the operation and application examples of AKM Products. AKM neither makes warranties or representations with respect to the accuracy or completeness of the information contained in this document nor grants any license to any intellectual property rights or any other rights of AKM or any third party with respect to the information in this document. You are fully responsible for use of such information contained in this document in your product design or applications. AKM ASSUMES NO LIABILITY FOR ANY LOSSES INCURRED BY YOU OR THIRD PARTIES ARISING FROM THE USE OF SUCH INFORMATION IN YOUR PRODUCT DESIGN OR APPLICATIONS.
2. The Product is neither intended nor warranted for use in equipment or systems that require extraordinarily high levels of quality and/or reliability and/or a malfunction or failure of which may cause loss of human life, bodily injury, serious property damage or serious public impact, including but not limited to, equipment used in nuclear facilities, equipment used in the aerospace industry, medical equipment, equipment used for automobiles, trains, ships and other transportation, traffic signaling equipment, equipment used to control combustions or explosions, safety devices, elevators and escalators, devices related to electric power, and equipment used in finance-related fields. Do not use Product for the above use unless specifically agreed by AKM in writing.
3. Though AKM works continually to improve the Product's quality and reliability, you are responsible for complying with safety standards and for providing adequate designs and safeguards for your hardware, software and systems which minimize risk and avoid situations in which a malfunction or failure of the Product could cause loss of human life, bodily injury or damage to property, including data loss or corruption.
4. Do not use or otherwise make available the Product or related technology or any information contained in this document for any military purposes, including without limitation, for the design, development, use, stockpiling or manufacturing of nuclear, chemical, or biological weapons or missile technology products (mass destruction weapons). When exporting the Products or related technology or any information contained in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. The Products and related technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
5. Please contact AKM sales representative for details as to environmental matters such as the RoHS compatibility of the Product. Please use the Product in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. AKM assumes no liability for damages or losses occurring as a result of noncompliance with applicable laws and regulations.
6. Resale of the Product with provisions different from the statement and/or technical features set forth in this document shall immediately void any warranty granted by AKM for the Product and shall not create or extend in any manner whatsoever, any liability of AKM.
7. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of AKM.








